A design methodology for power-efficient reconfigurable SC ΔΣ modulators

نویسندگان

  • Serena Porrazzo
  • Alonso Morgado
  • David San Segundo Bello
  • Chris Van Hoof
  • Refet Firat Yazicioglu
  • Arthur H. M. van Roermund
  • Eugenio Cantatore
چکیده

This paper presents a methodology to design reconfigurable switched-capacitor (SC) delta-sigma modulators Ms) capable of keeping their corresponding power efficiency figures constant and optimal for a set of resolutions and signal bandwidths. This method is especially suitable for lowbandwidth, medium-to-high resolution specifications, which are common in bio-medical application range. The presented methodology is based on an analytic model of all different contributions to the power dissipation of the ΔΣM. In particular, a novel way to predict the static power dissipated by integrators based on class-A and class-AB OTAs is presented. The power-optimal solution is found in terms of filter order, quantizer resolution, oversampling ratio and capacitor dimensions for a targeted resolution and bandwidth. As the size of the sampling capacitors is crucial to determine power consumption, three approaches to achieve reconfigurability are compared: sizing the sampling capacitors to achieve the highest resolution and keep them constant, change only the first sampling capacitor according to the targeted resolution or program all sampling capacitors to the required resolution. The second approach results in the best trade-off between power efficiency and simplicity. A reconfigurable ΔΣM for bio-medical applications is designed at transistor-level in a 0.18μm CMOS process following the methodology discussed. A comparison between the power estimated by the proposed analytic model and the transistor implementation shows a maximum difference of 17%; validating thus the proposed approach.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Power optimization of High-resolution Low-bandwidth SC Delta-Sigma Modulators

Abstrac tThis paper presents a procedure for the power-optimal design of high-resolution low-bandwidth switched-capacitor (SC) ∆Σ modulators (∆ΣMs). The most power efficient ΔΣ architecture is identified among single-loop switched-capacitor (SC) feedback (FB) and feed-forward (FF) topologies with different loop order N, oversampling ratio OSR, and quantizer resolution B. Based on the results ob...

متن کامل

Digitally-enhanced high-order ΔΣ modulators

-The input feedforward path in a ΔΣ modulator is an attractive technique for low-distortion swing-reduction design. It helps lower the power dissipation, especially in ΔΣ modulators designed with low oversampling ratios (OSRs) in low-voltage nanometer CMOS technologies. However, a ΔΣ modulator with analog feedforward (AFF) requires an analog adder before the quantizer, which can limit the achie...

متن کامل

Reconfigurable Switched-Capacitor ΔΣ Modulator Topology Design

In this paper, a methodology for designing reconfigurable discrete-time ∆Σ modulator topologies is proposed. Topologies are generated from a set of all possible topologies expressed by a generic topology, and optimized for minimizing the complexity of the topologies, maximizing the topology robustness with respect to circuit nonidealities, and minimizing total power consumption. The paper prese...

متن کامل

A Sub-µW Tuneable Switched-Capacitor Amplifier-Filter for Neural Recording Using a Class-C Inverter

A two stage sub-µW Inverter-based switched-capacitor amplifier-filter is presented which is capable of amplifying both spikes and local field potentials (LFP) signals. Here we employ a switched capacitor technique for frequency tuning and reducing of 1/f noise of two stages. The reduction of power consumption is very necessary for neural recording devices however, in switched capacitor (SC) cir...

متن کامل

Reconfigurable Multi-Band Quadrature ΣΔ Modulators

A new design methodology for reconfigurable quadrature band-pass ΣΔ modulator is proposed. The methodology uses architectures, which locks various range of IF frequencies to the sampling frequency for lower order quadrature modulators. A gereralized integrator based architecture is developed from the delay architectures. The method is presented with derivation of the base circuitry and with thi...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:
  • I. J. Circuit Theory and Applications

دوره 43  شماره 

صفحات  -

تاریخ انتشار 2015